The time required to obtain a low impedance signal at an output pin in zero bus turnaround mode, after a clock signal transition on an input pin that clocks the I/O output enable register.
| 
       - PLDWorld -  | 
    
| 
       
  | 
  
| Created by chm2web html help conversion utility. |